Gate CS-2019 Question Paper With Solutions

Q. 12 The chip select logic for a certain DRAM chip in a memory system design is shown below. Assume that the memory system has 16 address lines denoted by A15 to A0. What is the range of address (in hexadecimal) of the memory system that can get enabled by the chip select (CS) signal?


(A) C800 to CFFF

(B) CA00 to CAFF

(C) C800 to C8FF

(D) DA00 to DFFF

Answer: (A)

Explanation:

Learn More:   Gate EC-2007 Question Paper With Solutions

LEAVE A REPLY

Please enter your comment!
Please enter your name here