Gate CS-2006 Question Paper With Solutions

Q. 40 You are given a free running clock with a duty cycle of 50% and a digital waveform f which changes only at the negative edge of the clock. Which one of the following circuits (using clocked D flip flops) will delay the phase of f by 180c ? Gate CS-2006 Question Paper With Solutions Gate CS-2006 Question Paper With Solutions Answer: (C)

Explanation:

Gate CS-2006 Question Paper With Solutions

Learn More:   Gate EC-2011 Question Paper With Solutions

LEAVE A REPLY

Please enter your comment!
Please enter your name here