Q. 41 In a two-level cache system, the access times of L1 and L2 1 and 8 clock cycles, respectively. The miss penalty from the L2 cache to main memory is 18 clock cycles. The miss rate of L1 cache is twice that of L2. The average memory access time(AMAT) of this cache system is 2 cycles. The miss rates of L1 and L2 respectively are:
(A) 0.111 and 0.056
(B) 0.056 and 0.111
(C) 0.0892 and 0.1784
(D) 0.1784 and 0.0892
Answer: (A)
Explanation:
