Gate CS-2016-1 Question Paper With Solutions

Q. 42 The stage delays in a 4-stage pipeline are 800, 500, 400 and 300 picoseconds. The first stage (with delay 800 picoseconds) is replaced with a functionally equivalent design involving two stages with respective delays 600 and 350 picoseconds. The throughput increase of the pipeline is _______ percent.

(A) 33 or 34

(B) 30 or 31

(C) 38 or 39

(D) 100

Answer: (A)

Explanation:

Gate CS-2016-1 Question Paper With Solutions

Learn More:   Gate EE-2010 Question Paper With Solutions

LEAVE A REPLY

Please enter your comment!
Please enter your name here