Gate CS-2012 Question Paper With Solutions

Q. 54 A computer has a 256 KByte, 4-way set associative, write back data cache with block size of 32 Bytes. The processor sends 32 bit addresses to the cache controller. Each
cache tag directory entry contains, in addition to address tag, 2 valid bits, 1 modified
bit and 1 replacement bit.

The number of bits in the tag field of an address is

(A) 11

(B) 14

(C) 16

(D) 27

Answer: (C)

Explanation:

Gate CS-2012 Question Paper With Solutions

Learn More:   Gate EC-2009 Question Paper With Solutions

LEAVE A REPLY

Please enter your comment!
Please enter your name here